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Thin Film on ASIC (TFA) technology combines advantages
of two commonly used pixel imaging detectors, namely, Mono-
lithic Active Pixels (MAPs) and Hybrid Pixel detectors. Thanks
to direct deposition of a hydrogenated amorphous silicon (a-
Si:H) sensor lm on top of the readout ASIC, TFA shows the
similarity to MAP imagers, allowing, however, more sophisti-
cated front–end circuitry to extract the signals, like in case of
Hybrid Pixel technology. In this paper we present preliminary
experimental results of TFA structures, obtained with 10 µm
thick hydrogenated amorphous silicon sensors, deposited di-
rectly on top of integrated circuit optimized for tracking appli-
cations at linear collider experiments. The signal charges de-
livered by such a-Si:H n-i-p diode are small; about 37 e-/µm
for minimum ionizing particles, therefore a low noise, high gain
and very low power of the front- end are of primary importance.
The developed demonstrator chip, designed in 250 nm CMOS
technology, comprises an array of 64 by 64 pixels laid out in
40 µm by 40 µm pitch.
I. THIN FILM IN ASIC
The next generation of particle colliders in high-energy
physics experiments present many challenges for tracking de-
tectors; concerning segmentation, readout speed, level of in-
tegration, power constrained low noise electronics, mechanical
complexity and radiation immunity [1]. In parallel to commonly
used MAP and Hybrid Pixel technologies, new trends and in-
novations aiming at improving detector performance are being
developed [2]–[3]. One of these alternatives, called Thin Film
on ASIC (TFA) technology, combines the advantages of both
technologies mentioned above. In a TFA structure thin sensor
lm is deposited directly on top of the readout ASIC, allowing
to get rid of the bump bonding, which imposes limitations on
sensor segmentation, cost and material budget. A low deposi-
tion temperature of the TFA sensor elements, around 200 ◦C, is
compatible with post processing on nished ASIC wafers. This
allows for separate design, optimization and bias of the sensor
and readout electronics, like in case of Hybrid Pixel detectors.












Figure 1: Schematic representation of the TFA structure, com-
posed of a p-i-n diode deposited directly on an ASIC.
A. Sensor
The sensor is built on top of the ASIC by consecutive depo-
sitions of n-doped, intrinsic and p-doped lms forming a n-i-p
diode. The pixelized ASIC top metal, which serves as sensor
bottom contacts (anodes), denes the sensor segmentation. In
order to keep this segmentation without patterning the n-layer,
which is common over all the ASIC surface, the n-layer is de-
signed with a low conductivity, providing an isolation higher
than 10MΩ. The common top electrode (cathode), deposited on
the sensor p-layer, is represented by a Transparent Conductive
Oxide (TCO) made from Indium Tin Oxide. The sensing layer,
made of hydrogenated amorphous silicon (a-Si:H), is placed be-
tween the ASIC top metal and the TCO electrode. This mate-
rial has been studied over the past 30 years and is widely used
in solar cells industry and in various imaging devices [4]. An
attractive feature of the a-Si:H sensors is high radiation hard-
ness [5], which makes them an interesting and promising option
for tracking detectors in high-energy physics experiments. Al-
though, the most recent results show that more studies need to
be done on this material to conclude on its potential higher ra-
diation hardness compared to crystalline silicon [4]. Despite
signicant progress in technology of depositing thin lm hy-
drogenated amorphous silicon on ASICs, the signal charges de-
livered by such sensors are small, about 37 e-/µm for a mini-
mum ionizing particle [6]. Taking into account reasonable diode
thicknesses of 15 µm, fully depleted, one can expect the signals
up to 600 e−. Therefore a low noise and high gain front-end
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circuit is of primary importance.
B. Readout electronics
A schematic diagram of the developed readout circuit is
shown in Fig. 2. The circuit is based on a charge sensitive
preamplier built around an unbuffered cascode stage with feed-
back capacitor Cf of 1.3 fF, which provides sufciently high

















Figure 2: Schematic diagram of the charge sensitive preampli-
er with the soft reset.
The dimensions of the input PMOS transistor M1 are
6 µm/0.28 µm, which allows us to keep the gate capacitance
(Cg = 10 fF) small compared to the total input capacitance
(Cint = 40 fF, including the detector capacitance Cd), which
determine the noise performance of the circuit.
The preamplier works as a gated integrator with acquisi-
tion time tacq and integration time constant τi. The operation
sequence starts with the reset phase, when switch Sres is open,
and the reset current Ireset ows through current mirror M5-M6
feeding transistor M4. The gate of this transistor is biased by
constant voltage Vbias, and therefore transistor M4 is kept in
saturation, causing continuous discharging of the feedback ca-
pacitor Cf . During the reset phase, the switch Sout stays open
and no incoming signals are sent to the preamplier output. In
the next step, the preamplier operates in the acquisition mode,
when the input signals are amplied and stored in the preampli-
er output. In this phase, switch Sres is closed, and no current
ows through transistor M4 in the feedback loop. The input sig-
nal is integrated on the feedback capacitor C f and transferred
through switch Sout to the output capacitor Cout. Simultane-
ously, switch Sout opens and the preamliers array is readout
out. Since capacitor Cout is disconnected from the cascode out-
put, the preamplier is kept in the reset mode while the array of
output capacitors is read out by a serial multiplexer. When data
from the pixels array are sent out, the output capacitors needs to
be discharged by short reconnection to the preamplier.
During the reset phase, the feedback capacitance is dis-
charged through the transistor biased with a constant current.
This is a novel solution compared to commonly used volt-
age controlled reset transistor. We have investigated this new
schema because otherwise the parasitic charge injection from
the reset signal to the very small feedback capacitor C f would
lead to saturation of the preamplier. From this point of view,
a small reset current is favorable. On the other hand, the
preamplier stage working in a soft reset regime operates as a
transimpedance amplier with parallel noise sources originated
from transistors M4 and M6. For higher reset currents, the gain
of the cascode stage working in the reset mode is decreased, and
one could expect lower output noise. However, this circuit is
even more complex, since the two switchable modes, reset and
acquisition, represent two different signal (and noise) input-to-
output transfer functions.
II. NOISE ESTIMATION
The presented design was optimised for the linear collider
application, where the time window when interesting events
may appear is short, in a range of hundreds nanoseconds. In
order to minimize the inuence of the sensor leakage current
on the readout electronics, the preamplier should be switched
to the acquisition mode only when interesting events arrive to
the sensor. During this time window the noise of the front-end
electronics needs to be minimized to ensure high signal to noise
(SNR) ratio. The noise estimation is performed separately for
the reset phase and for the acquisition phase in the frequency
domain. Since this circuit is time-variant and its input-to-output
transfer function depends on the actual mode of the preamplier
operation, the noise calculation are more complex than in case
of time-invariant circuits. Therefore, we have employed a sim-
plied model. It is assumed that the SNR ratio in the acquisition
phase is determined by two noise components:
• noise generated in the preamplier during the acquisition
phase,
• noise sampled at the reset phase.
The former term is due to the cascode input and load transistors
(M1 and M3), as well as to the sensor lakage current. In or-
der to describe the latter term, the following model is assumed:
when the preamplier operates in the reset mode, the noise at the
output node is fed back to the input node through the feedback
loop. When the preamplier is switched from the reset to the
acquisition mode, the noise at the input node is sampled. Sub-
sequently, this sampled noise is transfered to the output node by
the acquisition phase transfer function. The noise calculations
were performed by using the models proposed by van der Ziel
[7] slightly modied for weak and moderate inversion regions
of the MOS transistor [8].
A. Noise in the acquisition phase
The main noise sources, which are taken into account, orig-
inate from the cascode input transistor M1, cascode load tran-
sistor M3 and from the detector leakage current. The analysis
is performed based on van der Ziel expressions for noise power
spectra densities [7] and Enz-Krummenacher-Vittoz (EKV) an-
alytical MOS transistor model [8]. The following noise sources
were taken into account in the analysis: for the input transistor
M1 the channel thermal noise, gate induced current (GIC) noise,
the icker noise and the correlation term, while for the load tran-
sistor M3 the channel thermal noise term only. It is assumed that
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the overall shaping function of the preamplier is equivalent to
a gated integrator, where the integration time constant is dened
by the bandwidth of the unbuffered cascode stage loaded with
input, output and feedback capacitances. A nite readout time
cuts off the low frequency noise components. After a detailed
analysis of the circuit, one obtains the approximate formula (1),
which describes frequency transfer function Kacq(f) used fur-
ther for calculation of the Equivalent Noise Charge (ENC):




where τi is the integration time constant given by formula (2):
τi =
CintCout − Cf (Cint + Cout)
−Cintgds3 + Cf (gds3 + gm1) , (2)
gm1 is the tranconductance of transistor M1, gds3 is the output
conductance of transistor M3, C int is the estimated total input
capacitance including the a-Si sensor capacitance, parasitic ca-
pacitances extracted from the layout and the gate capacitance
of the input transistor M1, Cout is the estimated total output
capacitance and tacq is the duration of the acquisition phase.
Assuming that the acquisition time tacq is much longer than the
integration time constant τi, the charge gain of the circuit de-
pends only on the value of feedback capacitor C f .
Fig. 3 shows the ENC calculated as a function of the input
transistor bias current ID for the acquisition time tacq of 1 µs
and following values of capacitances extracted from the layout
and estimated for the 10 µm thick a-Si sensor; C int = 40 fF (in-
cluding detector capacitance 5.5 fF), C f = 1.3 fF, Cout = 120 fF.
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Figure 3: Calculated noise originating from the acquisition
phase. Acquisition duration 1 µs.
The nominal bias current of 2 µA has been chosen as a com-
promise between power consumption, which is about 10 µW,
and the integration time constant τi, equal to 80 ns, which de-
nes minimum readout time tacq and consequently, the sensi-
tivity of the ENC to the parallel noise sources. For the nominal
parameters of the circuit described above, the expected ENC is
below 16 e−.
The noise related to the detector leakage current was calcu-
lated for three acquisition times: 1 µs, 0.5 µs and 0.3 µs. The
ENC versus detector leakage current is presented in Fig. 4. The
preamplier is optimized assuming maximum sensor leakage
current of 10 pA. This noise should be compared with the noise
originating from the reset phase.
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Figure 4: Calculated noise originating from detector leakage
current.
B. Noise in the reset phase
The noise in the reset phase is due to the channel thermal
noise of transistors M1, M3, M4 and M6. During the reset
phase the feedback transistor M4 is biased with the reset cur-
rent Ireset. Therefore, the preamplier transfer functionK res(f)
differs from the one of the acquisition phaseKacq(f) dened by
(1). One should remember, the Kres(f) strongly depends on the
reset current Ireset, which sets the feedback transistor transcon-
ductance gm4 and consequently the active feedback resistance.
Taking into account the equations describing the spectral densi-
ties of channel thermal noise related to MOS transistors listed
above, and applying the preamplier transfer function K res(f),
one can calculate the root mean square (RMS) value of noise,
which is fed back from the output to the input node. Subse-
quently, this value is transfered to the preamplier output node
by using the Kacq(f). This noise value, expressed in ENC, as a
function of reset current Ireset is presented in Fig. 5. As one can
conclude, in order to minimize the total noise in the acquisition

















Figure 5: Calculated ENC originating from the reset phase as it
it seen in the acquisition phase.
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III. EXPERIMANTAL RESULTS
A prototype chip, called Amorphous Frame Readout Pixel
(AFRP), has been designed and manufactured in 0.25 µm
CMOS process. The photo of AFRP demonstrator chip is pre-
sented in Fig. 6.
Figure 6: AFRP chip.
The device contains an array of 64 by 64 pixels with a 40 µm
by 40 µm area, read out serially through a multiplexer. Due to
the limited number of metal layers on the prototype chip, the
active area of the input electrode is only 20 µm by 20 µm. The
analog and digital grounds and power supply buses are sepa-
rated to reduce the noise in the preamplier. Two clock signals
to read out rows and columns of the chip, as well as 10MHz
master readout clock are supplied externally using the LowVolt-
age Differential Signaling (LVDS) standard. The readout time
of the chip is less than 2.5 ms (600 ns/pixel). The 10 µm thick a-
Si sensor was deposited directly on the AFRP chip surface. The
deposition was done in the Institute of Microengineering (IMT,
EPFL/STI), in Neuchatel by using Plasma Enhanced Chemical
Vapor Deposition process.
A. Noise performance of the bare chip
A bare AFRP chip was tested to characterise the noise per-
formance of its 4096 pixels. The noise map of the 64 by 64
matrix of pixels is presented in Fig. 7
Figure 7: Bare chip noise map for Ireset = 10 nA and tacq = 1 µs.
The noise on each pixel equals the RMS value of the output
voltage, taken from 200 full chip scans, decreased by the volt-
age pedestal (mean value of 200 measurements) and expressed
in ENC. The noise performance of the raw pixels is homoge-
neous over whole chip area. The noise distribution of the 4096
pixels, presented in Fig. 8, shows the ENC mean value of 49 e-
and a standard deviation σ of 4 e-.
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Figure 8: Bare chip noise spread over 4096 pixels for I reset =
10 nA and tacq = 1 µs.
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Figure 9: Calculated and measured noise comparison for the
bare AFRP1 chip.
B. Noise performance of TFA
The noise performance of the TFA structure was investigated
in the same way as for the bare AFRP chip. The chip noise
maps for various values of acquisition time tacq are presented
in Fig. 10a – 10c. These noise maps show much larger spread
across the pixel array compared to bare AFRP. This effect is
even more pronounced for the longer acquisition times, which
indicates that the spread is mainly due to variation of the sensor
leakage current.
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(a) tacq = 0.3 µs (b) tacq = 0.5 µs (c) tacq = 1 µs
Figure 10: TFA structure noise map for reset current of 10 nA and a-Si diode bias of 55V.
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(a) Reset current of 10 nA
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(b) Reset current of 100 nA
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(c) Reset current of 200 nA
Figure 11: TFA structure noise spread on 4096 pixels for diode bias of 55V.
Figures 11a – 11c show distributions of noise for various
acquisition times. One can note that besides relatively narrow
peaks we observe long tails corresponding to pixels with a noise
much higher than the average. These effects need to be most
likely related to the leakage current variations, originated prob-
ably from non-uniformity of the sensor–ASIC interface. This
issue needs to be investigated further. Fig. 12 shows compari-
son of calculated and measured noise, taking into account most
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Figure 12: Calculated and measured most probable noise as a
function of reset current. The 10 µm thick a-Si diode was bi-
ased with 55 V.
C. Results obtained with a 405 nm blue laser
Signals from 405 nm blue laser, obtained on 10 µm a-Si
diode reversely biased with voltages from 5V to 60V were mea-
sured. In order to minimize the inuence of the sensor leak-
age current on the front–end noise performance, the acquisition
time was set to short value of 300 ns. During this time peri-
ods the blue laser was triggered and the signals were read out
from 4096 pixels. Twenty full chip scans were made with laser
pulse red to the sensor surface. In order to illustrate the sen-
sor response Vsignal to the laser pulse, the pedestals, measured
with no incoming laser pulses, were subtracted. The fully de-
pleted sensor response, averaged over 20 scans, is presented in
Fig. 13, clearly showing the laser pulse illumination map on our
imaging device.
Figure 13: Signals from 405 nm blue laser, obtained on 10 µm
thick a-Si diode biased with voltage of 55V.
The full depletion bias voltage of the 10 µm thick sensor
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was measured by recording the maximum response Vmax signal
to the laser pulse for varying diode reverse bias voltages
Va−Si bias. This method, demonstrated in [4], is based on the
variations of the inducted current for varying depletion thick-
nesses in an a-Si:H sensors. As shown in Fig. 14, the sensor
response to a blue laser pulse increases as a square root of the
applied voltage, and starts to saturate for a bias voltage of 55 V.
Further increase of Va−Si bias does not increase the measured
signal Vmax signal.
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Figure 14: a-Si diode maximum response to the 405 nm blue
laser pulse for Ireset = 100 nA, tacq = 0.3 µs.
This result agrees with [4], where the full depletion bias volt-
age for a-Si sensor with a thickness d is estimated as 0.48× d2,
leading to about 48 V for a 10 µm thick diode. The response of
the TFA structure to 405 nm blue laser was calibrated by com-
parison with the response obtained on TFA sensors developed
on the MacroPad chip [9], for which the calibration factors are
known from measurements of X-rays. As a result, the gain of
713 mV/fC was found (simulated gain: 800 mV/fC) and this
value was used for the ENC calculations, presented above.
The average leakage current per pixel was measured as a
function of the a-Si:H reverse bias voltage. As shown in Fig. 15,
for the fully depleted a-Si sensor, biased with 55 V, the leakage
current per pixel is about 1 nA, which is much higher compared
to the assumed level of 10 pA.
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Figure 15: 10 µm thick a-Si sensor average leakage current per
pixel.
IV. CONCLUSIONS
A 64 by 64 pixels array based on TFA technology was de-
signed, manufactured and tested. The readout electronics has a
gain of 713 mV/fC and power consumption of 10 µW/pixel.
The noise performance of bare AFRP ASIC is higher than ex-
pected, but it is satisfactory taking into account expected re-
sponse signal from the a-Si sensors. The noise performance
of the present TFA prototype is limited by the leakage current.
Since the preamplier was designed and optimized for sensor
leakage current of 10 pA, the readout electronics can not han-
dle with 1 nA leakage current for acquisition times longer than
1 µs. The TFA structure was tested with 405 nm blue laser
pulses, which were triggered precisely during the acquisition
phase of preamplier. Precise image of the laser spot provide
a solid proof of principle for the developed novel pixel detector
concept. The main problem of the TFA structure is related to the
excessive leakage current, which strongly depends on the qual-
ity of an a-Si–ASIC interface. Therefore, further improvements
of sensor deposition on ASIC, including the planarization of the
ASIC surface, are needed.
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